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Abstract 
For the first time, depletion-mode GaAs MOSFETs with 
undetectable hysteresis and negligible drain current drift Z- 
V characteristics were successfully fabricated using MBE 
grown Ga203(Gd203) as the gate oxide. The absence of 
drain current drift and hysteresis is a significant advance 
towards the manufacture of commercially useful GaAs 
MOSFETs. 
Introduction 
The GaAs metal-oxide-semiconductor field effect 
transistors (MOSFETs) potentially have great advantages 
over Si-based MOSFETs for high-speed low power logic 
integrated circuits (ICs) and monolithic microwave 
integrated circuits (MMICs), due to the five times higher 
electron mobility in GaAs and the availability of semi- 
insulating GaAs substrates. In contrast to GaAs metal- 
semiconductor FETs (MESFETs) and high electron 
mobility transistors (HEMTs), which exhibit small forward 
gate voltages limited by the Schottky barrier heights, GaAs 
MOSFETs feature a much larger logic swing which gives a 
greater flexibility for digital IC designs. 
Previously, extensive efforts have been devoted to the 
realization of a feasible GaAs MOSFET. However, the 
drain current drift and hysteresis hinder the success of 
GaAs MOSFETs due to the difficulty in fabricating an 
insulating film with insignificant bulk trapped charges and 
a low interfacial density of states on GaAs [1,2]. Recently, 
we have demonstrated enhancement-mode p-  and n- 
channel GaAs MOSFETs with inversion [3,4] and a 
midgap interfacial density of states in the mid 10" cm-2eV- 
I [5], using a molecular beam epitaxy (MBE) grown 
Ga203(Gd203) as the gate dielectric. In this article, we 
present depletion-mode GaAs MOSFETs using 
Ga203(Gd203) as the gate oxide which, for the first time, to 
our knowledge, exhibit negligible drain current drift and 
hysteresis. 
Oxide Growth and Device Fabrication 
The Ga203(Gd203)/GaAs MOSFET structure was grown in 
a multi-chamber ultra-high vacuum MBE system. After a 
100 nm silicon-doped GaAs channel layer (4x10'' ~ m - ~ )  
was grown on a (100) semi-insulating GaAs substrate, the 
wafer was then in-situ transferred to the oxide deposition 
chamber under ultra-high vacuum. A 54 nm thick 
Ga203(Gd203) was deposited at a substrate temperature of 
520 "C using e-beam evaporation from a high purity 
Ga5Gd3OI2 single crystal source. The interfacial roughness 
of as-grown Ga203(Gd203)/GaAs is typically 0.3-1 .O nm. 
Further details of Ga203(Gd203) film growth and micro- 
structural properties of Ga203(Gd203)/GaAs interfaces 
have been reported earlier [6,7]. 
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Fig. 1: Cross-sectional view of a depletion-mode n-channel GaAs 
MOSFET. 
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The fabrication process started with device isolation, 
which was achieved by oxygen implantation to define the 
device area. The activation annealing was performed at 
500 "C under helium gas ambience. After the removal of 
oxide on the source and drain regions, ohmic contacts were 
formed by e-beam deposition of Ge/Ni/AuGe/Ag/Au and a 
400 O C  anneal under helium gas ambience. Finally, the 
TiWAu were e-beam evaporated sequentially as the gate 
electrodes. Both the source-to-gate and the gate-to-drain 
spacings are 1 pm. Heat treatment steps were taken to 
improve the device performance. A cross-sectional view of 
the depletion-mode n-channel GaAs MOSFET is 
schematically shown in Fig. 1. 
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Fig. 2 shows the gate I-V characteristics of a 3.25 pmx 100 
pm device. Notice the symmetric breakdown behavior of 
the oxide gate. The breakdown voltage is as high as 35 V, 
which corresponds to a breakdown field of 6.48 MVIcm. 
The drain I- V dc characteristics of a 20 pmx 100 pm device 
is shown in Fig. 3(a). The device shows a clean pinch-off 
characteristics at a threshold voltage of -2V. The same 
threshold voltage was measured from a curve tracer 
operating at 120 Hz. No frequency-dependant I- V 
characteristics were observed. Fig. 3(a) also clearly 
demonstrates that the device can be operated at the 
accumulation mode up to +3V gate voltage. Higher 
forward gate voltages for accumulation mode operation 
have been achieved for devices with larger gate length. 
This indicates a high quality oxide/GaAs interface. The 
device shows a maximum drain current (Imox) of 20 mA 
and a peak extrinsic transconductance (g,) of 50 mS/mm. 
The drain-source breakdown voltage is higher than 25V. 
The flat transconductance profile in accumulation, as 
shown in Fig. 3(b), reveals the advantage of MOSFETs for 
linearity consideration. 
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Fig. 2: The gate I-Vcharacteristics of a Gaz03(Gd203)/GaAs MOSFET. 
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Fig. 3(a): The drain I-Vdc characteristics of a 20 pmx100 pm device. 
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Fig. 3(b): The drain current and transconductance as a function of gate 
bias for a 20 pmx100 pm device. 
Fig. 4(a) and Fig. 4(b) show the output characteristics of a 
3.25 pmx100 pm device before and after heat treatment, 
respectively, measured with a curve tracer in dark 
environment. The heat treatment markedly reduces 
hysteresis. No substantial I-V hysteresis and drain current 
drift were observed after an appropriate anneal cycle. The 
drain I-V characteristics are not sensitive to light, either. 
These phenomena indicate that insignificant bulk oxide 
trapped charges and low interfacial density of states have 
been achieved. The I,, and g, are >25 mA and 100 
mSImm, respectively, as shown in Fig. 4(c). The very high 
on-resistance r,, (9 Q.mm) is due to the low doping 
concentration ( 4 ~ 1 0 ' ~  ~ m - ~ )  in the channel layer, resulting 
in a high source resistance (-3 Ckmm). Taking the source 
resistance into consideration, an estimated intrinsic 
transconductance gmi of 143 mSImm can be deduced. The 
contact resistance can be significantly improved using the 
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selective implantation of Si for the source and drain 
contact regions. The calculated effective channel mobility 
is 1015 cm2N.sec by use of the following formula [8] 
where L and W are the channel length and width, 
respectively, Cox is the oxide capacitance per unit area, and 
Vdo is the drain voltage at saturation. The oxide dielectric 
constant of 14 was used in the calculation. The high oxide 
dielectric constant (-3.6 times higher than S i 0 3  also 
reveals an advantage of using Ga203(Gd203) as the gate 
insulator because the larger current drivability (higher 
transconductance) can be achieved. A short-circuit current 
gain cutoff frequency fr and a maximum oscillation 
frequency fmnx of 4.8 GHz and 40.1 GHz were measured, 
respectively, from the same device when the gate was 
biased at the voltage showing peak g,. 
Fig. 5 shows the drain current as a function of gate bias in 
both forward and reverse sweep directions for a 3.25 
pmxlOO pm device. The device shows negligible 
hysteresis indicating low mobile charge density and no 
charge injection. Fig. 6 shows the long-term drain current 
drifting behavior of the MOSFET when biased at an 
extreme stress condition of Vd,=5 V and V,=+1.5 V. No 
detectable short-term current drift was observed in a period 
shorter than 1 second after the device was tumed on. The 
long-term drain current drift is less than 1.5% during 
operation for a period of over 100 hours. This result 
compares favorably with the best data reported previously 
[9]. The reference discloses a 22% decrease of drain 
current over a period of lo4 seconds when the device was 
biased at Vd,=4 V and V,=+0.5 V. For a comparison 
purpose, the results reported in reference [9] are also 
shown in Fig. 6. To the date of this writing, more than 
three months after fabrication of the device, no degradation 
in device performance was observed. This again indicates 
the excellent stability of the oxide and the oxide/GaAs 
interface. 
The power measurements were performed on a load-pull 
system with automatic tuners to measure the optimal load 
impedance for maximum output power tuning. However, 
the load impedance of the small device is too large (-700 
SZ), which is beyond the tuning range of our load-pull 
system. Therefore, the measurement was not under optimal 
matching conditions. When the devices were tested at 1.9 
GHz, a 12.2 dB linear power gain, 15.2 dBm saturated 
output power, and 20% power-added efficiency were 
obtained from a 3.25 pmx2OO pm device as shown in Fig. 
7. 
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Fig. 4(a): The output characteristics of a 3.25 
MOSFET before heat treatment. 
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Fig. 4(b): The output characteristics of a 3.25 
MOSFET after an appropriate heat treatment. 
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Fig. 4(c): The drain current and transconductance as a function of gate 
bias for a 3.25 pmxlOO pm device after an appropriate heat treatment. 
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Conclusion 
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Fig. 5: The drain current as a function of gate bias in both forward and 
reverse sweep directions. 
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Fig. 6: The long-term drain current drifting behavior of the MOSFET. 
2 0 . ,  , , , , , , , I ,  I 
s 
9 
d 
E 
a 
C .- 
- 
m 
9 
a 3.25 pmX200 pn Gate 5 
Nap‘ Vg=-0.5 V 
v,=10 v o g  A>-.---* 
, , , , , , , , , , ]  I, -20 
-20 -15 -10 -5 0 5 10 
Input Power (dBm) 
In conclusion, we have successfully fabricated depletion- 
mode GaAs MOSFETs with undetectable hysteresis and 
negligible drain current drift I-V characteristics. For the 
time interval between 1 second and 116.7 hours, the device 
shows a drain current drift of less than 1.5%, indicating the 
excellent stability of the oxide and the oxideIGaAs 
interface. The devices also show excellent linearity, high 
transconductance, high gate breakdown field, and large 
accumulation gate voltages. 
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Fig. 7: Output power, power-added efficiency, and power gain as a 
function of input power at 1.9 GHz for a 3.25 pmx200 pm 
Ga2O3(Gd2O3)/GaAs MOSFET. 
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